REASUNDS

N Channel MOSFET

Applications:

- •Adapter & Charger
- •SMPS Standby Power
- •AC-DC Switching Power Supply
- •LED driving power

Features:

- •Low On Resistance
- •Low Gate Charge
- •Peak Current vs Pulse Width Curve

Package

T0-252

•RoHS Compliant


Part Number

RS4N65D

Ordering Information

RDS(ON) (Typ.) ID VDSS

4.0A	2.3 Ω		650V
	2	2.0)rain



Not to Scale

Absolute Maximun Ratings Tc=25°C unless otherwise specified

Marking

RS4N65D

Symbol	Parameter	RS4N65D	Units
VDSS	Drain-to-Source Voltage (Note*1)	650	V
ID	Continuous Drain Current	4.0	
ID@ 100 °C	Continuous Drain Current	2.8	А
IDM	Pulsed Drain Current (Note*2)	16.0	
PD	Power Dissipation	77	W
	Derating Factor above 25℃	0.62	W∕℃
VGS	Gate-to-Source Voltage	± 30	V
EAS	Single Pulse Avalanche Engergy L=30mH IAS=3.36A VDD=150V RG=25Ω TJ=25℃	202	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	°C
If and TSTG Operating Junction and Storage Temperature Range		-55 to 150	

*Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS4N65D	Units	Test Conditions
Rejc	Junction-to-Case	1.62		Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150°C.
Roja	Junction-to-Ambient	110		1 cubic foot chamber, free air.

RS4N65D

(Pb Lead Free Package and Finish

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
BVDSS	Drain-to-source Breakdown Voltage	650	_	-	V	VGS=OV, ID=250µA
IDSS	Drain-to-Source Leakage Current		-	1.0	μĄ	VDS=650V, VGS=0V
Lana	Gate-to-Source Forward Leakage			100		VGS=+30V VDS=0V
IGSS	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

OFF Characteristics TJ=25°C unless otherwise specified

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
RDS (on)	Static Drain-to-Source On- Resistance		2.3	2.7	Ω	VGS=10V, ID=2A
Vgs (TH)	Gate Threshold Voltage	2.0		4.0	V	VGS=VDS, ID=250µA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time	-	16.60	-	nS	VDS=325V ID=4.0A
trise	Rise Time	-	37.33	-		
td(OFF)	Turn-OFF Delay Time	-	18.00	-		$R_{G}=25 \Omega$
tfall	Fall Time	_	19.20	-		(Note:3,4)

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		464.0		pF	VGS=0V VDS=25V f=1.0MHz VDS=520V ID=4.0A VGS=10V (Note:3,4)
Coss	Output Capacitance		54.00			
Crss	Reverse Transfer Capacitance		1.32			
Qg	Total Gate Charge		8.03		nC	
Q_{gs}	Gate-to-Source Charge		2.57			
Qgd	Gate-to-Drain("Miller") Charge		3.03			



Source-Drain Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current			4.0	А	Integral pn-diode
ISM	Maximum Pulsed Current			16.0	А	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	Is=4. 0A, V _{GS} =0V
trr	Reverse Recovery Time		455.23		nS	V _{GS} =0V
$Q_{ m rr}$	Reverse Recovery Charge		2.01		μC	Is=4.0A, di/dt=100A/ μ s

Notes:

*1.TJ=±25℃ to +150℃.

*2. Repetitive rating; pulse width limited by maximum junction temperature.

*3.Pulse width ${\leqslant}300\mu {\rm s;duty}$ cycle ${\leqslant}2\%$.

*4. Basically not affected by temperature.

Typical Feature curve





Figure2. Typical Transfer Characteristics





900

800

700

600

500

400

300

200


100

0.1

Ciss Coss

Crss

Capacitance (pF)









Figure5.Typical Capacitance vs Drain-to-Source Voltage





10



REASUNUS

Figure8. Figure10.Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure9.Maximum Continuous Drain Current vs Case Temperature





Figure10. Maximum Continuous Drain Current vs Case Temperature





Test Circuits and Waveforms







Figure11. Gate Charge Test Circuit

Vgs (TH)








V_{DS} 90% 10% t_{d(ON)} t_{rise} t_{d(OFF)} t_{fall}

Figure13. Resistive Switching Test Circuit


Figure14. Resistive Switching Waveforms



Test Circuits and Waveforms



Package outline drawing



Note: The location is divided into top pinhole with no top pinhole two conditions

T0-252



Disclaimers:

GuangDong Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice.Customers should obtain the latest relevant information before orders and should verify that such information in current and complete.All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

GuangDong Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale.Testing,reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

GuangDong Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein.Customers are responsible for their products and applications using Reasunos's components.To minimize risk, customers must provide adequate design and operating safeguards.

GuangDong Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in Reasunos's data sheeets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. GuangDong Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by GuangDong Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. GuangDong Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

GuangDong Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of GuangDong Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c.whose failuer to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.