

N Channel MOSFET

Applications:

- •Adapter & Charger
- •DC-AC inverter Power
- •AC-DC Switching Power Supply
- •LED driving power

Features:

- •Low On Resistance
- •Low Gate Charge
- •Peak Current vs Pulse Width Curve
- •RoHS Compliant


Ordering Information

Part Number	Package	Marking
RS840F	T0-220F	RS840F



Lead Free Package and Finish

ID	RDS(ON)(Typ.)	Vdss
8. 0A	0. 68 Ω	500V



Absolute Maximun Ratings Tc=25℃ unless otherwise specified

Symbol Symbol	Parameter	RS840F	Units
VDSS	Drain-to-Source Voltage (Note*1)	500	V
ID	Continuous Drain Current	8. 0	
ID@ 100 ℃	Continuous Drain Current	5	A
IDM	Pulsed Drain Current (Note*2)	32. 0	
Dn	Power Dissipation	49	W
PD	Derating Factor above 25℃	0. 39	W/℃
VGS	Gate-to-Source Voltage	±30	V
EAS	Single Pulse Avalanche Engergy L=30mH IAS=5.3A VDD=130V RG=25Ω TJ=25℃	512	mJ
	Maximum Temperature for Soldering		
TL TPKG	Leads at 0.063in(1.6mm)from Case for 10 seconds Package Body for 10 seconds	300 260	$^{\circ}\!$
TJ and TSTG	Operating Junction and Storage Temperature Range	-55 to 150	

^{*}Drain Current Limited by Maximum Junction Temperature

Caution:Stresses greater than those listed in the "Absolute Maximum Ratings" Table may cause permanent damage to the device.

Thermal Resistance

Symbol	Parameter	RS840F	Units	Test Conditions
Rөjc	Junction-to-Case	2. 56	°C/W	Drain lead soldered to water cooled heatsink,PD adjusted for a peak junction temperature of +150℃.
Rөja	Junction-to-Ambient	120		1 cubic foot chamber, free air.



OFF Characteristics $TJ=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
BVdss	Drain-to-source Breakdown Voltage	500			٧	$V_{GS}=0V$, $I_D=250\mu A$
IDSS	Drain-to-Source Leakage Current			1.0	μД	V _{DS} =500V, V _{GS} =0V
1GSS	Gate-to-Source Forward Leakage			100	1	VGS=+30V VDS=0V
	Gate-to-Source Reverse Leakage			-100	nA	VGS=-30V VDS=0V

ON Characteristics TJ=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
IRDS (on)	Static Drain-to-Source On- Resistance		0.68	0.9	Ω	Vgs=10V, Id=4A
Vgs (TH)	Gate Threshold Voltage	2.0		4.0	V	V _{GS} =V _{DS} , I _D =250μA

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
td(ON)	Turn-on Delay Time		29. 20		nS	V _{DS} =250V I _D =8.0A R _G =25Ω (Note:3,4)
trise	Rise Time		59.60			
td(OFF)	Turn-OFF Delay Time		41.30	1		
tfall	Fall Time		29. 20			

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Ciss	Input Capacitance		904.0			V _{GS} =0V
Coss	Output Capacitance		120.0		pF	V _{DS} =25V
Crss	Reverse Transfer Capacitance		2.69			f=1.OMHz
Q_{g}	Total Gate Charge		14. 70			V _{DS} =400V
Q_{gs}	Gate-to-Source Charge		5.60		nC	I _D =8.0A V _G S=10V
$Q_{ m gd}$	Gate-to-Drain("Miller") Charge		4. 40			(Note:3, 4)



Source-Drain Diode Characteristics

Symbo1	Parameter	Min.	Typ.	Max.	Units	Test Conditions
Is	Continuous Source Current			8.0	A	Integral pn-diode
Ism	Maximum Pulsed Current			32.0	A	in MOSFET
Vsd	Diode Forward Voltage			1.4	V	$I_S=8.0A, V_{GS}=0V$
trr	Reverse Recovery Time		470.91		nS	$V_{GS}=0V$
Q_{rr}	Reverse Recovery Charge		3. 28		μС	Is=8.0A, di/dt=100A/μs

Notes:

Typical Feature curve

Figure 1. Typical Output Characteristics





Figure 2. Typical Transfer Characteristics




^{*1.} $TJ = \pm 25^{\circ}C$ to $+150^{\circ}C$.


^{*2.} Repetitive rating; pulse width limited by maximum junction temperature.


^{*3.} Pulse width≤300µs; duty cycle ≤2%.


^{*4.} Basically not affected by temperature.













BVDSS

Figure 7. Typical Breakdown Voltage vs Junation Temperature




Figure 8. Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature




Figure 9. Maximum Continuous Drain Current vs Case Temperature






Figure 10. Maximum Continuous Drain





Test Circuits and Waveforms



V_{DS}

Miller
Region

Q_{gs}

Q_{gd}

Figure 11. Gate Charge Test Circuit

Figure 12.
Gate Charge Waveform




Figure 13.
Resistive Switching Test Circuit




Figure 14.
Resistive Switching Waveforms



Test Circuits and Waveforms




Figure 15. Diode Reverse Recovery
Test Circuit




Figure 16. Diode Reverse Recovery
Waveform





Figure 17. Unclamped Inductive Switching Test Circuit




$$E_{AS} = \frac{I_{AS}^2 L}{2}$$

Figure 18. Unclamped Inductive Switching Waveforms



Package outline drawing



T0-220F



Disclaimers:

GuangDong Reasunos Semiconductor Technology CO.,LTD(Reasunos)reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information in current and complete. All products are sold subject to Reasunos's terms and conditions supplied at the time of order acknowledgement.

GuangDong Reasunos Semiconductor Technology CO.,LTD warrants performance of its hardware products to the speciffications at the time of sale. Testing, reliability and quality control are used to the extene Reasunos deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

GuangDong Reasunos Semiconductor Technology CO.,LTD does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using Reasunos's components. To minimize risk, customers must provide adequate design and operating safeguards.

GuangDong Reasunos Semiconductor Technology CO.,LTD does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in Reasunos's data sheets or data books is permissible only if reproduction is without modification oralteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. GuangDong Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such altered documentation.

Resale of Reasunos's products with statements different from or beyond the parameters stated by GuangDong Reasunos Semiconductor Technology CO.,LTD for that product or service voids all express or implied warrantees for the associated Reasunos's product or service and is unfair and deceptive business practice. GuangDong Reasunos Semiconductor Technology CO.,LTD is not responsible or liable for such statements.

Life Support Policy:

GuangDong Reasunos Semiconductor Technology CO.,LTD's Products are not authorized for use as critical components in life support devices or systems without the expressed written approval of GuangDong Reasunos Semiconductor Technology CO.,LTD.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to when properly used in accordance with instructions for used provided in the laeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.